



#### ES9023

Datasheet

Device	Description	DNR (dB)	Power Supply (Output Level)	No DC-blocking capacitor	Pop-Noise Free	Package
FS9023	Sabre Premier Stereo DAC with 2Vrms Op-Amp Driver	112	+3.6V (2Vrms) +3.3V (1.9Vrms)	V	$\checkmark$	16-SOP

The ES9023 is a 24-bit stereo audio DAC with an integrated 2Vrms op-amp driver. Powered by the industry proven Sabre DAC technology, the ES9023 combines best-sounding audio with lowest system cost and highest performance into the ideal D/A converter for line-level output applications such as Blu-ray players, CD/DVD players, set-top boxes, digital TVs and audio receivers.


\ Vith patented Hyperstream<sup>™</sup> architecture and Time Domain Jitter Eliminator, the ES9023 delivers jitter-free studio quality audio with 112dB DNR.

Using an integrated charge pump to generate the negative supply, the ES9023 can operate from a single AVCC supply to drive a ground-referenced 2Vrms output, eliminating the need for output dc-blocking capacitors. Optionally, the output level can be adjusted by using an external resistor, allowing for output 'evel below 2Vrms. Pop-noise is eliminated through a comprehensive suppression on power up/down, mute, reset, loss of power or clock. Dedicated control/status pins allow easy system integration without the need for microcontroller programming.

■ FEATURE	BENEFIT
Sabre DAC and 2Vrms op-amp driver integration	<ul> <li>Lowest system cost by minimizing external components</li> <li>Highest performance</li> <li>Best sounding audio – powered by Sabre DAC technology</li> </ul>
?atented HyperStream <sup>™</sup> and Jitter Elimination Architecture	<ul><li>Best dynamic range: 112dB</li><li>Jitter Immune</li></ul>
Adjustable output level	<ul> <li>Allow designer to customize output level (up to 2Vrms) based on application requirements via an external resistor</li> </ul>
Ground reference output	<ul> <li>Reduce cost by eliminating blocking capacitors</li> </ul>
Pop-noise suppression	<ul> <li>Pop-free on power up/down, mute and reset</li> </ul>
Pedicated control/status pins I2S or left-justified select Soft mute enable Zero detect output	<ul> <li>Easy to use – no programming required</li> </ul>
Charge pump for negative supply	<ul> <li>Single AVCC simplifies power supply</li> </ul>
Low power consumption in 16-SOP	<ul> <li>Simply power supply and reduce PCB size</li> </ul>




#### **FUNCTIONAL BLOCK DIAGRAM**



#### PPLICATION DIAGRAM

onfidenti



# Confide

# **ES9023 Datasheet**



# **PIN LAYOUT**

w Electro

BCK LRCK SDI DIF AVCC VREG AOUTL AOUTR		1 2 3 4 5 6 7 8	ES9023 16SOP	16 15 14 13 12 11 10 9	□ ZD □ MUTE_B □ DGND □ MCLK □ AGND □ NEG □ CN □ CP
---	--	--------------------------------------	-----------------	---	--

# **ITIN DESCRIPTION**


	Pin#	Name	Туре	Pin Description
	1	BCK		I2S Bit Clock
	2	LRCK	I	I2S L/R (Word) Clock
$\bigcup \int$	3	SDI	I	I2S Serial Data Input
	4	DIF	ı	Input to select Left Justified or I2S data
	5	AVCC	Р	AVCC Power supply
	6	VREG	Р	Analog Reference Output
	7	AOUTL	0	Left Analog Output
	8	AOUTR	0	Right Analog Output
Ī	9	CP	I	Positive Terminal of External Charge Pump Capacitor
	10	CN	I	Negative Terminal of External Charge Pump Capacitor
LU	11	NEG	Р	Negative Supply (Internally Generated)
	12	AGND	Р	Analog Ground
	13	MCLK	I	Master (System) Clock
	14	DGND	Р	Ground
	15	MUTE_B		Active Low Mute Input
	16	ZD	0	Zero Detect Output



#### **FUNCTIONAL DESCRIPTION**

#### **I2S** Decoder:

If a smaller bit-width is used, the remaining is 'zero-padded'. Driving the DIF pin low will set the DAC in I2S mode while driving the pin high will set the DAC in LJ mode. Below is a timing diagram illustrating the two modes (LJ and I2S) utilized by the ES9023.



#### **Zero Detect:**

The zero-detect function outputs an external status signal (ZD) based on a zero-valued input for a given number of clock yc'es. The ZD output signal is set high when both data channels are zero for 8192 LRCK cycles.

#### **MCLK**

A synchronous mode: MCLK must be > 192\*fs.

Synchronous mode: Please see table below for supported configurations.


	LITOK (kHz)		MCLK (MHz)									
	fs	128fs	192fs	256fs	384fs	512fs	768fs	1152fs				
	32	-	-	-	12.288	16.384	24.576	36.864				
	44.1	-	-	11.2896	16.9344	22.5792	33.8688	-				
	48	1	1	12.288	18.432	24.576	36.864	-				
	88.2	11.2896	16.9344	22.5792	33.8688	45.1584	ı	-				
	96	12.288	18.432	24.576	36.864	49.152	1	-				
	76.4	22.5792	33.8688	45.1584	-	-	-	-				
Ì	192	24.576	36.864	49.152	-	-	-	-				

For pest performance. 256fs or greater is recommended for 32kHz to 96kHz sampling.



#### MUTE\_B Pin (Active Low)

Inis input pin provides the ability to slowly ramp down the audio volume, and then enter low power standby. Release of mute cause the ES9023 to emerge from low power mode and then slowly ramp the audio to provide a pop free startup.



Activation/release of the MUTE\_B input pin initiates a sequence of internal events detailed below:

On assertion of the MUTE\_B pin


- o The output signal will ramp to the -∞ level. The ramping takes 2097024 MCLK cycles.
- o After the output signal reaches the -∞ level, analog section is turned off and the ES9023 enters a low power standby state.

On release of the MUTE\_B pin:

- The ES9023 emerges from low power standby, starts an internal counter and activates the analog section
- o During the delay counter time, the internal charge pump and Vref stabilize.
- o When the counter reaches 32768 MCLK cycles, the audio signal is applied and the volume is ramped over 2097024 MCLK cycles to maximum.

To minimize pop noise at power up, an external circuit should be used to hold the MUTE\_B pin asserted until  $t_{DMUTE}$  (see p(x)) after the power supply and MCLK are stabilized.

- This can be realized using a reset IC, an MCU GPIO pin (default to low at power-up and changed to high by software later), or an RC time delay on this pin.
- If MUTE\_B pin is released too early, pop noise may occur due to the ramp-up of internal voltage.





#### DAC/OP-AMP:


Each Hyperstream DAC is followed by an op-amp circuit for each channel. A pop suppression circuit is added on the output to aliminate any "pop" noise that may be heard during muting, un-muting, power-up and power-down sequences. In some conditions, pop noise may be audible. See the MUTE\_B pin section above.

#### **Charge Pump (Negative Voltage Generation):**

This is an analog circuit required to generate an internal negative supply. With positive and negative supplies, the op-amp circuits will be able to generate a ground-referenced 2Vrms output.



# **APPLICATION DIAGRAM**





### **ELECTRICAL SPECIFICATIONS**

#### **AB 3OLUTE MAXIMUM RATINGS**

PAREMETER	RATING
Storage temperature	-65°C to 105°C
Voltage range for 5V tolerant pins	-0.5V to +5.5V
Vo tage range for all other pins	-0.5V to (AVCC+0.5V)

V AF NING: Stress beyond those listed under the Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only, and unctional operation of the device at these or any other conditions beyond those indicated in the Recommended Operating Conditions section of this appropriate in the Recommendation of the device at these or any other conditions beyond those indicated in the Recommendation of the device at these or any other conditions beyond those indicated in the Recommendation of the device at these or any other conditions beyond those indicated in the Recommendation of the device at these or any other conditions beyond those indicated in the Recommendation of the device.

IVAI NING: Electrostatic Discharge (ESD) can damage this device. Proper procedures must be followed to avoid ESD when handling this device.

#### **RECOMMENDED OPERATING CONDITIONS**

P.REMETER	SYMBOL	CONDITIONS
Operating temperature	TA	0℃ to 70℃
o ver supply voltage	AVCC	$3.6V \pm 5\%$ , 31 mA nominal (*1), or $3.3V \pm 5\%$ , 23 mA nominal (*1)

#### Note

(\*1) fs =48kHz, MCLK=27MHz, I2S input, output unloaded

#### DC ELECTRICAL CHARACTERISTICS

Table 1 DC Electrical Characteristics


SAN	/IBOL	PARAMETER	MIN	MAX	UNIT	COMMENTS
W		High-level input voltage	2	AVCC	V	All inputs TTL levels except CLK and 5V tolerant input pins
			2	5.5	V	All 5V tolerant inputs
V <sub>II</sub>		Low-level input voltage	-0.3	0.8	V	All input TTL levels except CLK
V <sub>CLK</sub>	(H	CLK high-level input	2	AVCC+0.25	V	TTL level input
V <sub>CLK</sub>	(L	CLK low-level input	-0.3	0.8	V	
• OH		High-level output voltage	3		V	$I_{OH} = 1mA$
F/6		Low-level-output voltage		0.45	V	$I_{OL} = 4mA$
		Input leakage current		±15	μΑ	
l. a		Output leakage current		±15		
$C_{\rm P}$		Input capacitance		10	pF	fc = 1MHz
I Co		Input/output capacitance		12		
C <sub>CLK</sub>	(	CLK capacitance		20	pF	fc = 1MHz

# Confid

# ES9023 Datasheet




# **MCLK Timing**



r arameter	Symbol	Min	Max	Unit
MCLK pulse width high	$T_{MCH}$	9		ns
MCLK pulse width low	$T_{MCL}$	9		ns
MCLK cycle time	$T_{MCY}$	20		ns
MCLK duty cycle		45:55	55:45	

# **Audio Interface Timing**



rameter ameter	Symbol	Min	Max	Unit
PCK pulse width high	t <sub>DCH</sub>	20		ns
BCK pulse width low	t <sub>DCL</sub>	20		ns
BCK cycle time	t <sub>DCY</sub>	44		ns
BCK duty cycle		45:55	55:45	
וטכן/LRCK set-up time to BCK rising edge	t <sub>DS</sub>	2		ns
L 3L I/LRCK hold time to BCK rising edge	$t_DH$	2		ns



#### **ANALOG PERFORMANCE**


Tost Conditions (unless otherwise stated)


 $T_A=25^{\circ}C$ , AVCC=3.6V, fs =44.1kHz, MCLK=27Mhz, 24-bit data,  $R_L \ge 10k\Omega$ , Signal Frequency=1kHz

SNR/DNR: A-weighted over 20-22kHz in averaging mode

3. THD+N: un-weighted over 20-22kHz bandwidth

FARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNIT
PC 1 sampling rate	f <sub>S</sub>				200	kHz
Mare Delay	t <sub>DMUTE</sub>		500			mS
<b>ZYNAMIC PERFORMAN</b>						
NR (A-weighted)		-60dBFS		112		dB-A
THD+N		0dBFS		0.002	0.006	%
da a		-3dBFS			0.005	%
Ir terchannel Isolation				100		dB
20 Accuracy						
Absolute DC Offset				<4		mV
Output Voltage	Vo	0dBFS, AVCC=3.6V, $R_8$ =130kΩ		2.0		Vrms
		0dBFS, AVCC=3.3V, R <sub>8</sub> =220kΩ		1.9		Vrms
Load Resistance	$R_L$		5			kΩ
Digital Filter Performan	се					
Pass band		±0.005dB			0.454	fs
		-3dB			0.49	fs
Stop band		<-115dB	0.546			dB
Group Delay				35/fs		S










#### 16 Pin SOP Mechanical Dimensions

(0	IETER)	MAX	1.75	0.25	1.65	0.75	0.51	0.45	0.25	0.23	10.06	6.20	4.00		08.0			_	1	0.50	8.	
COMMON DIMENSIONS	MEASURE=MILLIMETER)	MOM	1.60	0.15	1.45	0.65	1	0.40	1	0.20	96.6	00.9	3.90	1.27BSC	09.0	1.04REF	0.25BSC	1	1	0.40	-	
COMMON	OF MEASU	MIN	1.35	0.10	1.25	0.55	0.36	0.35	0.17	0.17	98.6	5.80	3.80		0.45			0.07	0.07	0.30	0.	
_	(UNITS	SYMBOL	٨	A1	A2	A3	b	b1	0	c1	D	E	E1	е	7	L1	L2	R	R1	h	θ	







ALL DIMENSIONS MEET JEDEC STANDARD MS-012 DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS.

AC

rue solder paste and PCB finish/plating must be 100% lead-free in order to ensure proper solderability.



#### **Reflow Process Considerations**

Lor lead-free soldering, the characterization and optimization of the reflow process is the most important factor you need to consider.

The lead-free alloy solder has a melting point of  $217^{\circ}$ C. This alloy requires a minimum reflow temperature of  $235^{\circ}$ C to ensure youd wetting. The maximum reflow temperature is in the  $245^{\circ}$ C to  $260^{\circ}$ C range, depending on the package size (*Table RPC*- $^{\circ}$ ) This narrows the process window for lead-free soldering to  $10^{\circ}$ C to  $20^{\circ}$ C.


The increase in peak reflow temperature in combination with the narrow process window makes the development of an optimal reflow profile a critical factor for ensuring a successful lead-free assembly process. The major factors contributing to the development of an optimal thermal profile are the size and weight of the assembly, the density of the components, the major factors contributing to the density of the components, and

the paste chemistry being used.

F of the profiling needs to be performed by attaching calibrated thermocouples well adhered to the device as well as other critical locations on the board to ensure that all components are heated to temperatures above the minimum reflow temperatures and that smaller components do not exceed the maximum temperature limits (*Table RPC-2*).

onsure that all packages can be successfully and reliably assembled, the reflow profiles studied and recommended by ESS are based on the JEDEC/IPC standard J-STD-020 revision D.1.

Figure RPC-1. IR/Convection Reflow Profile (IPC/JEDEC J-STD-020D.1)



Electror

# **ES9023 Datasheet**



#### Table RPC-1 Classification reflow profile

Profile Feature	Pb-Free Assembly				
Preheat/Soak					
Temperature Min (Tsmin)	150 ℃				
Temperature Max (Tsmax)	200 ℃				
Time (ts) from (Tsmin to Tsmax)	60-120 seconds				
Ramp-up rate (TL to Tp)	3 ℃/second max.				
Liquidous temperature (TL)	217 ℃				
Time (tL) maintained above TL	60-150 seconds				
Peak package body temperature	For users Tp must not exceed the classification temp in				
(Tp)	Table RPC-2.				
	For suppliers Tp must equal or exceed the Classification				
	temp in Table RPC-2.				
Time (tp)* within 5 ℃ of the					
specified	30* seconds				
classification temperature (Tc), see					
Figure RPC-1					
Ramp-down rate (Tp to TL)	℃/second max.				
Time 25 ℃ to peak temperature	8 minutes max.				
* Tolerance for peak profile temperate	ure (Tp) is defined as a supplier minimum and a user				
maximum.					

1: All temperatures refer to the center of the package, measured on the package body surface that is facing up during assembly reflow (e.g., live-bug). If parts are reflowed in other than the normal live-bug assembly reflow orientation (i.e., dead-bug), Tp shall be within ± 2 °C of the live-bug Tp and still meet the Tc requirements, otherwise, the profile shall be adjusted to achieve the latter. To accurately measure actual peak package body temperatures refer to JEP140 for recommended thermocouple use.

Note 2: Reflow profiles in this document are for classification/preconditioning and are not meant to specify board assembly profiles. Actual board assembly profiles should be developed based on specific process needs and board designs and should not exceed the parameters in Table RPC-1.

For example, if Tc is 260 °C and time tp is 30 seconds, this means the following for the supplier and the user.

For a supplier: The peak temperature must be at least 260 °C. The time above 255 °C must be at least 3 0 seconds.

For a user: The peak temperature must not exceed 260 ℃. The time above 255 ℃ must not exceed 30 seconds.

Note 3: All components in the test load shall meet the classification profile requirements.

Table RPC-2 Pb-Free Process - Classification Temperatures (Tc)

THE DETERMINENT TO THE DETERMINE (10)							
Package Thickness	Volume mm3<350	Volume mm3 350 - 2000	Volume mm3 >2000				
<1.6 mm	260 ℃	260 ℃	260 ℃				
1.6 mm - 2.5 mm	260 ℃	250 ℃	245 ℃				
>2.5 mm	250 ℃	245 ℃	245 ℃				

Note 1: At the discretion of the device manufacturer, but not the board assembler/user, the maximum peak package body temperature (Tp) can exceed the values specified in Table RPC-2. The use of a higher Tp does not change the classification temperature (Tc).

2: Package volume excludes external terminals (e.g., balls, bumps, lands, leads) and/or nonintegral heat sinks.

Note 3: The maximum component temperature reached during reflow depends on package thickness and volume. The use of convection reflow processes reduces the thermal gradients between packages. However, thermal gradients due to differences in thermal mass of SMD packages may still exist.



#### **ORDERING INFORMATION**

Part Number	Description	Package
539023P	Sabre Premier Stereo DAC with 2Vrms Driver	16-SOP

The letter P at the end of the part number identifies the package type SOP.

# REVISION HISTORY

הכייision		Notes			
<b>1</b>	September 17, 2010	Initial version			

No part of this publication may be reproduced, stored in a retrieval system, transmitted, or translated in any form or by any means, electronic, me chanical, manual, optical, or otherwise, without the prior written permission of ESS Technology, Inc. ESS Technology, Inc. makes no representations or warranties regarding the content of this document. All specifications are subject to change without prior notice. ESS Technology, Inc. assumes no responsibility for any errors contained herein. U.S. patents pending.